

## Lec. 4 control instruction and op-code

### 1. Control instructions

#### **a. NOP**

- ✓ No operation
- ✓ No operation is performed.
- ✓ The instruction is fetched and decoded but no operation is executed.
  
- ✓ Example: NOP

#### **b. HLT**

- ✓ Halt
- ✓ The CPU finishes executing the current instruction and halts any further execution.
- ✓ An interrupt or reset is necessary to exit from the halt state.

### 2. Op-code:

The complete set of instructions supported by a microprocessor is called its Instruction Set. Intel's 8085 has 246 instructions. A binary value denotes each instruction of the 8085. These 8-bit binary values are called Op-Codes or Instruction Bytes.

The op-code is the first part of an instruction that specifies the operation that is to be performed. Whereas, the operand is the second (or third) part of the instruction on which the operation is performed. You'll understand this more clearly as we progress through the instruction set.

HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC	HEX	MNEMONIC		
CE	ACI	8 bit	B9	CMP	C	3C	INR	A	7D	MOV	A,L	67	MOV	H,A	B1	ORA	C	E7	RST	4	AA	XRA	D
8F	ADC	A	BA	CMP	D	4	INR	B	7E	MOV	A,M	60	MOV	H,B	B2	ORA	D	EF	RST	5	AB	XRA	E
88	ADC	B	BB	CMP	E	0C	INR	C	47	MOV	B,A	61	MOV	H,C	B3	ORA	E	F7	RST	6	AC	XRA	H
89	ADC	C	BC	CMP	H	14	INR	D	40	MOV	B,B	62	MOV	H,D	B4	ORA	H	FF	RST	7	AD	XRA	L
8A	ADC	D	BD	CMP	L	1C	INR	E	41	MOV	B,C	63	MOV	H,E	B5	ORA	L	C8	RZ		AE	XRA	N
8B	ADC	E	BE	CMP	M	24	INR	H	42	MOV	B,D	64	MOV	H,H	B6	ORA	M	9F	SBB	A	EE	XRI	8 bit
8C	ADC	H	D4	CNC	16-bit	2C	INR	L	43	MOV	B,E	65	MOV	H,L	F6	ORI	8-bit	98	SBB	B	E3	XTHL	
8D	ADC	L	C4	CNZ	16-bit	34	INR	M	44	MOV	B,H	66	MOV	H,M	D3	OUT	8-bit	99	SBB	C			
8E	ADC	M	F4	CP	16-bit	3	INX	B	45	MOV	B,L	6F	MOV	L,A	E9	PCHL		9A	SBB	D			
87	ADD	A	EC	CPE	16-bit	13	INX	D	46	MOV	B,M	68	MOV	L,B	C1	POP	B	9B	SBB	E			
80	ADD	B	FE	CPI	8-bit	23	INX	H	4F	MOV	C,A	69	MOV	L,C	D1	POP	D	9C	SBB	H			
81	ADD	C	E4	CPO	16-bit	33	INX	SP	48	MOV	C,B	6A	MOV	L,D	E1	POP	H	9D	SBB	L			
82	ADD	D	CC	CZ	16-bit	DA	JC	16-bit	49	MOV	C,C	6B	MOV	L,E	F1	POP	PSW	9E	SBB	M			
83	ADD	E	27	DAA		FA	JM	16-bit	4A	MOV	C,D	6C	MOV	L,H	C5	PUSH	B	DE	SBI	8-bit			
84	ADD	H	9	DAD	B	C3	JMP	16-bit	4B	MOV	C,E	6D	MOV	L,L	D5	PUSH	D	22	SHL	16-bit			
85	ADD	L	19	DAD	D	C2	JNZ	16-bit	4C	MOV	C,H	6E	MOV	L,M	E5	PUSH	H	30	SIM				
86	ADD	M	29	DAD	H	F2	JP	16-bit	4D	MOV	C,L	77	MOV	M,A	F5	PUSH	PSW	F9	SPHL				
C6	ADI	8 bit	39	DAD	SP	EA	JPE	16-bit	4E	MOV	C,M	70	MOV	M,B	17	RAL		32	STA	16-bit			
A7	ANA	A	3D	DCR	A	E2	JPO	16-bit	57	MOV	D,A	71	MOV	M,C	1F	RAR		2	STAB				
A0	ANA	B	5	DCR	B	CA	JZ	16-bit	50	MOV	D,B	72	MOV	M,D	D8	RPE		12	STAD				
A1	ANA	C	0D	DCR	C	3A	LDA	16-bit	51	MOV	D,C	73	MOV	M,E	C9	RET		37	STC				
A2	ANA	D	15	DCR	D	0A	LDAX	B	52	MOV	D,D	74	MOV	M,H	20	RIM		97	SUB	A			
A3	ANA	E	1D	DCR	E	1A	LDAX	D	53	MOV	D,E	75	MOV	M,L	7	RLC		90	SUB	B			
A4	ANA	H	25	DCR	H	2A	LHLD	16-bit	54	MOV	D,H	3E	MVI	A,8-bit	F8	RM		91	SUB	C			
A5	ANA	L	2D	DCR	L	01	LXI	B,16-bit	55	MOV	D,L	06	MVI	B,8-bit	D0	RNC		92	SUB	D			
A6	ANA	M	35	DCR	M	11	LXI	D,16-bit	56	MOV	D,M	0E	MVI	C,8-bit	C0	RNZ		93	SUB	E			
E6	ANI	8-Bit	0B	DCX	B	21	LXI	H,16-bit	5F	MOV	E,A	16	MVI	D,8-bit	F0	RP		94	SUB	H			
CD	CALL	16-bit	1B	DCX	D	31	LXI	SP,16-bit	58	MOV	E,B	1E	MVI	E,8-bit	E8	RPE		95	SUB	L			
DC	CC	16-bit	2B	DCX	H	7F	MOV	A,A	59	MOV	E,C	26	MVI	H,8-bit	E0	RPO		96	SUB	M			
FC	CM	16-bit	3B	DCX	SP	78	MOV	A,B	5A	MOV	E,D	2E	MVI	L,8-bit	0F	RRC		D6	SUI	8-bit			
2F	CMA		F3	DI		79	MOV	A,C	5B	MOV	E,E	36	MVI	M,8-bit	C7	RST	0	EB	XCHG				
3F	CMC		FB	EI		7A	MOV	A,D	5C	MOV	E,H	0	NOP		CF	RST	1	AF	XRA	A			
BF	CMP	A	76	HLT		7B	MOV	A,E	5D	MOV	E,L	B7	ORA	A	D7	RST	2	A8	XRA	B			
B8	CMP	B	DB	IN	8-bit	7C	MOV	A,H	5E	MOV	E,M	B0	ORA	B	DF	RST	3	A9	XRA	C			

For More information Visit [svv8085.blogspot.in](http://svv8085.blogspot.in)Prepared by  
Prof. S. V  
Viraktamath,  
SDMCET,  
Dharwad

**Example: write this program in machine language (op-code)?**

```
MVI A 00h
LXI H 1000h
MVI C 0Ch

START: ADD M
INX H
DCR C
JNZ START

INX H

MOV M A
```

Address	Data	
8000	3E	
8001	00	
8002	21	
8003	00	
8004	10	
8005	0E	
8006	0C	
8007	86	
8008	23	
8009	0D	
800A	C2	
800B	07	
800C	80	
800D	23	
800E	77	

## Lec.5 8085 Instruction Cycle and timing diagram

### 1. Microprocessor's instruction:

- a. An instruction consist of
  - ✓ A command called operation code (op-code)
  - ✓ Operand (either data, address, or register)
  
- b. Execution an instruction requires
  - ✓ Fetching
  - ✓ Decoding
  - ✓ Execution

### 2. Instruction execution length: the time required to execute an instruction is measured by :


- ✓ **T-states:** equals the time of one clock period =  $\frac{1}{f}$ , f= microprocessor's operating frequency.
- ✓ **Machine cycle:** the time required to finish one operation (fetching or reading/writing to/from memory/IO)
- ✓ **Instruction cycle:** the time required to fully execute a complete instruction.

### 3. Timing diagram

Consist of :

- ✓ Time cycle
- ✓ Higher order address bus
- ✓ Lower order address/data bus
- ✓ ALE
- ✓  $\overline{IO/\overline{M}}$  with S0 and S1
- ✓  $\overline{RD}$
- ✓  $\overline{WR}$


A typical instruction cycle and the machine cycles within it is shown in the figure.



### Op-code Fetch Machine Cycle

Every instruction's first machine cycle is an op-code fetch machine cycle, during which the 8085 microprocessor determines the type of instruction to be executed. The following figures show the timing diagram for the op-code fetch machine cycle.

EX: 2000 MOV A C



The number of states in the op-code fetch machine cycle may vary from 4T states.

The following is a detailed step-by-step explanation of the op-code fetch cycle.

### 1. State T1

- Places the contents of PC on the address bus.
- The higher order bits (PCH) is placed on the A15-A8 lines.
- The lower order bits (PCL) is placed on the AD7-AD0 lines.
- ALE signal goes high in the beginning to indicate that AD7-AD0 contains lower address bits.
- The status signals  $IO/\bar{M}$  specifies whether it is a memory or I/O operation.
- The S1 status signal specifies whether it is read/write operation.
- In op-code fetch machine cycles status signals are:  $IO/\bar{M}= 0$ ,  $S1=1$ ,  $S0 = 1$ .

### 2. State T2

- The lower order address disappears from the AD7-AD0 lines.
- The  $\bar{RD}$  signal is set to 0 to enable the addressed memory location.
- The contents of addressed memory location is placed on the data bus (AD7-AD0).

### 3. State T3


- The op-code is loaded into the instruction register from the data bus.
- The  $\bar{RD}$  is raised to 1 which disables the memory device.

### 4. State T4

- Decodes the op-code.

## Memory Read Machine Cycle

During the memory read machine cycle, the contents of a memory location are read. This machine cycle is made up of three T states. The first three T states are almost the same as the first three T states of the Op-code Fetch Machine Cycle. The following figures show the timing diagram for the memory read machine cycle.



The following is a detailed step-by-step explanation of the memory read machine cycle.

### 1. State T<sub>1</sub>


- Higher address bits have been loaded into A8-A15.
- Lower address bits have been loaded into AD0-AD7.
- In the beginning, the ALE signal is high, indicating that AD0-AD7 includes lower address bits.
- IO/ $\overline{M}$  goes low since it is a memory operation.
- S<sub>1</sub> and S<sub>0</sub> become 1 and 0, signifying a Memory Read Machine Cycle.
- By the end of the first T state, ALE goes low.

## 2. State T2 and T3

- $\overline{RD}$  goes low, indicating that the read process takes place.
- Data is read from memory and placed onto the data bus AD0-AD7.
- The data is loaded into the data bus at the start of the T2 state and remains in place until the end of the T3 state.
- $\overline{RD}$  gets high at the end of the T3 state, signifying the end of the read operation.

## Memory Write Machine Cycle

Contents are written to a memory location/stack during a memory write machine cycle. This machine cycle is made up of three T states. The following figures show the timing diagram for the memory write machine cycle.





The following is a detailed step-by-step explanation of the memory write machine cycle.

### 1. State T1

- Higher address bits have been loaded into A8-A15.
- Lower address bits have been loaded into AD0-AD7.
- In the beginning, the ALE signal is high, indicating that AD0-AD7 includes lower address bits.
- $IO/\bar{M}$  goes low since it is a memory operation.
- S\_1 and S\_0 become 0 and 1, signifying a Memory Write Machine Cycle.
- By the end of the first T state, ALE goes low.

### 2. State T2 and T3

- $\overline{WR}$  goes low, indicating that the write process has begun.
- Data to be written is loaded onto the data bus at the start of the T2 state and remains on the data bus until the end of the T3 state.
- $\overline{WR}$  goes high at the end of the T3 state, signifying the end of the write operation.

**Examples1:** The DCR instruction in MP 8085 has has 1 machine cycle, i.e. opcode fetch cycle. But the DCR M instruction has 3 machine cycles. What are those three machine cycles?

Sol. The 3 machine cycles are:


1. Op-code Fetch Cycle
2. Memory Read Cycle
3. Memory Write Cycle

## Examples2:


Instruction	No. of bytes	No. of cycles	No. of T-state
MOV A C	1	1	4
ADD R	1	1	4
ACI data	2	2	7
MVI 35h	2	2	7
LXI H,2000h	3	3	10
DCR M	1	3	10
LDA 2000	3	4	13

Examples: draw the timing diagram for these instructions:

## 1. MOV M,R



### 2. LXI Rp, data



### 3. HLT

